This paper presents the design, fabrication and characterization of 4H-SiC trenched-andimplanted vertical JFETs (TI-VJFETs) [1] . The design of TI-VJFETs with active areas of 9.38×10 -2 mm 2 and 2.03mm 2 and different vertical channel openings is presented based on a blocking layer of 9.4µm, doped to n=7x10 15 cm -3 . Highly vertical channel defined by trench etching and angled implantation of Al makes it possible to accurately control the vertical channel dimension, resulting in TI-VJFETs with very low specific on-resistance. The TI-VJFET technology developed under this work is believed to be advantageous in comparison to other reported VJFET technologies because (a) it eliminates the need for epitaxial regrowth in middle of the device fabrication [2-5], (b) only one mask requires critical alignment throughout device fabrication, and (c) it provides intrinsically a much lower specific on-resistance due to the elimination of internal lateral JFET gates. Successful applications of the technologies to the development of single-cell TI-VJFETs with power level of 6A -1,000V are reported.
Introduction
SiC is an excellent semiconductor for high power and high temperature applications. Among the power switches being actively pursued, vertical JFET is especially attractive because it is free of gate oxide related problems. Most of the past demonstrations of JFETs [2, 3] are normally-on except for a vertical JFET demonstrated with internal lateral JFET gates [4, 5] which requires an epitaxial re-growth that adds an extra on-resistance resulting from the lateral JFET channel. This paper presents the design and fabrication by an advanced self-aligned technology of a trenched and implanted VJFET, which overcomes the existing problems of the SiC VJFETs. Fig.1 . Cross sectional view of TI-VJFET.
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Device Design
The cross sectional view of the TI-VJFET is shown in Fig.1 . The design target is to develop TI-VJFETs suitable for power inverter applications with bus voltages up to 600V. The design of the TI-VJFETs involves optimization of a set of critical parameters including the vertical channel opening, vertical channel doping concentration, gate formation and implantation condition, and trench mesa width and depth. The vertical channel region and the drift layer are both implemented by a single nlayer doped to 7×10 15 cm -3 . The blocking layer, the ndrift layer between the p + body and the n + substrate, is designed to have a thickness of 9.4µm taken into consideration of Al implantation tail, which yields a theoretical breakdown voltage of 1,741V. The device active area is either large (2.03×10 -2 cm 2 ) or small (9.38×10 -4 ) cm 2 . The widths of the mesa and vertical channel opening are designed, based on a large number of computer simulations, to have dimensions in the range of 1.45 to 1.95µm and 0.55 to 0.95µm, respectively.
Self-aligned Processing and Device Fabrication
The device fabrication starts with the etching of the deep trenches by inductively-coupled plasma (ICP) using CF 2 and O 2 gas mixture, forming the source mesa arrays shown in Fig.2(a) . Because of the presence of the deeptrenched structures, self-aligned processes become possible based on planarizing coating of photoresist ( Fig.2(b) ) and etching-back by oxygen plasma to expose the mesa tops ( Fig.2 (c)) for blank metal sputtering ( Fig.2(d) ) and the subsequent self-aligned metal mask formation by lift-off ( Fig.2(e) ). The implementation of p+ gate by multi-step implantation becomes greatly simplified by the use of self-aligned implantation mask placed on the mesa top. Once the implantation metal mask is formed on the mesa top, the sample is subjected to Al implantation to form the gate structure shown in Fig.1 , followed by removing implantation mask and post-implantation annealing at 1,550°C for 30min. The sample is then dry-etched to form a two-step JTE by ICP etching [6] plus surface passivation by a 50nm thick thermal oxide grown at 1,100°C for 30min in wet O 2 followed by a 200nm thick PECVD silicon nitride. After the edge termination structure is formed, passivation dielectric is removed from only the mesa tops and the source Ni contacts are defined by using the same selfaligned processes described in Fig.2 and the result is presented in Fig.3 . Annealing of source Ni is done at 1,050°C for 10min with the drain Ni/Al (300/20nm) 
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Silicon Carbide and Related Materials 2003 ohmic contact at the same time. At this point, the first and only photolithographic critical alignment is made to form the gate-contacts using TiN/Ti (100/100nm) which is annealed at 700°C for 10 min. The device fabrication is completed by structure planarization with polyimide coating and etching-back in oxygen plasma to expose the mesa top so that the final deposition and patterning can be made of the multi-layered metal overlay mainly consisted of Al and Au layers with a total thickness over 2µm. The top views (source and gate pads) of the fabricated single-cell large and small TI-VJFETs are shown in Fig.4 . For a large TI-VJFET with a mesa width of 1.7µm, the measured DC I-V characteristics at room temperature (RT) are presented in Fig.5(a) . At V G =0V, the blocking voltage V B is measured up to 1,060V with a leakage current of 1mA. When a small reverse gate bias of -1V is applied, V B is increased to 1,500V. Note that the leakage current has been magnified by 1000 times to show the detailed sharp but not catastrophic breakdown. The device starts to conduct appreciable current when V G ≈ 2V. A forward current of 6.1A (J D = 301A/cm 2 ) is measured at V G =5V and V D =5V with a gate current less than 70mA. I D and I G decrease to 5.6A and <40mA, 5A and <20mA, and 4.25A and 8mA at V G =4.5V, 4V and 3.5V, respectively. The corresponding ratios of I D /I G are larger than 86, 140, 250, and 531 at V G =5V, 4.5V, 4V and 3.5V, respectively. The specific on-resistance R sp_on , which is measured at V G =5V and J D =100A/cm 2 , is 4.8mΩ-cm 2 . By simply decreasing the mesa and vertical channel width, the TI-VJFETs show the expected higher blocking voltage. Fig.6 shows the measured and simulated DC characteristics at RT for a small TI-VJFET with a mesa width of 1.45µm. It is seen that near theoretical V B of 1,726V with I D =1mA at V G =0V has been achieved. The R sp_on measured at V G =5V and J D =139A/cm 2 (V D =0.5V) is 3.6mΩ-cm 2 . The vertical channel mobility is estimated to be 561cm 2 /Vs by fitting experimental and theoretical I-V curves. This channel mobility is substantially higher than the best reported inversion channel layer mobility for 4H-SiC MOSFETs. When the mesa width is increased to 1.95µm, the TI-VJFET becomes a normally-on device and the measured I-V curves at RT for a small device is shown in Fig. 7 . It is seen that with a small reverse bias the vertical channel can be closed leading to a blocking voltage up to 1710V. I D reaches 0.48 A at V D = 3V and V G = 5V. The corresponding drain current density J D is 512 A/cm 2 normalized to the device active area of 9.38×10 -4 cm 2 . At J D =100A/cm 2 , the device shows a low V D of 0.277 V at V G =5V, corresponding to an R sp_on of 2.77 mΩcm 2 . Under reverse biases, the gate leakage current is found to be less than 0.2nA at reverse biases up to -10V, confirming that an excellent reverse blocking gate p + n junction is formed on the vertical side walls. Under forward biases at V G =5V, gate current I G is 12mA. I G decreases quickly from 6mA at V G =4.5V to 2.0mA at V G =4V to 0.5mA at V G =3.5V. The ratio of I D /I G is found to be 44, 80, 210 and 780 for V G = 5V, 4.5V, 4V, and 3.5V respectively at V D =5V. These results confirm the excellent flexibility of TI-VJFETs for operation either in unipolar mode or in bipolar mode. A packaged TI-VJFET capable of 12A has been used to study the switching speed of the TI-VJFETs. Fig.8 shows the switching waveforms revealing a current rise time and falling time of 74ns and 
Summary
A simple design of VJFET and a self-aligned technology have been developed. The design is based on a highly vertical channel that can be easily implemented by ion implantation. The TI-VJFET eliminates the lateral JFET making it possible to achieve near theoretical performance even for normally-off devices. The self-aligned processing technology makes the fabrication simple and one mask requires critical alignment throughout the device fabrication. Three different mesa widths have been used to demonstrate the fabrication of normally-on and normally-off TI-VJFETs. The achieved percentage of blocking voltage of the structure, the specific on-resistance, and V B 2 /R sp_on all are the best reported to date including the normally-on TI-VJFETs with V B =1,710V, R sp_on =2.77 mΩcm 2 and V B 2 / R sp_on =1,056 MW/cm 2 as well as the normaly-off TI-VJFETs with V B =1,726V, R sp_on =3.6 mΩcm 2 and V B 2 / R sp_on =827 MW/cm 2 .
